blob: 2a2dacff427c0b5eaa242776b673729bad05bdad (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
|
/*
* Copyright (c) 2023 Nordic Semiconductor ASA
*
* SPDX-License-Identifier: LicenseRef-Nordic-5-Clause
*/
#include <pm_config.h>
#include "autoconf.h"
#include "region_defs.h"
#include "utilities.h"
#define IS_ALIGNED_POW2(value, align) (((value) & ((align)-1)) == 0)
/* Making sure the borders between secure and non-secure regions are
* aligned with the SPU regions
*/
#if !(IS_ALIGNED_POW2(PM_TFM_NONSECURE_ADDRESS, CONFIG_NRF_SPU_FLASH_REGION_ALIGNMENT))
#pragma message \
"\n\n!!!Partition alignment error!!!" \
"\nThe non-secure start address in pm_static.yml" \
" or generated partition.yml is: " \
M2S(PM_TFM_NONSECURE_ADDRESS) \
"\nwhich is not aligned with the SPU HW requirements." \
"\nRefer to the documentation section 'TF-M partition alignment requirements'" \
"\nfor more information.\n\n"
#error "TF-M non-secure start address is not aligned to SPU HW requirements"
#endif
#if !(IS_ALIGNED_POW2(PM_SRAM_NONSECURE_ADDRESS, CONFIG_NRF_SPU_RAM_REGION_ALIGNMENT))
#error "SRAM non-secure address is not aligned to SPU HW requirements"
#endif
|
